

## UT14NP08

Power MOSFET

80V DUAL MIDDLE POWER  
MOSFET  
(N-CHANNEL/P-CHANNEL)

## ■ DESCRIPTION

The UTC **UT14NP08** incorporates an N-channel MOSFET and a P-channel MOSFET, it uses UTC's advanced technology to provide customers a minimum on-state resistance and high-speed switching, thereby enabling high-density mounting.

The UTC **UT14NP08** is universally applied in high-speed switching, motor driver.

## ■ FEATURES

## \* N-Channel


$R_{DS(on)} \leq 70m\Omega$  @  $V_{GS} = 10V$ ,  $I_D = 7.0A$

$R_{DS(on)} \leq 75m\Omega$  @  $V_{GS} = 4.5V$ ,  $I_D = 7.0A$

## \* P-Channel


$R_{DS(on)} \leq 190m\Omega$  @  $V_{GS} = -10V$ ,  $I_D = -7.0A$

## \* High switching speed



TO-252-4

## ■ SYMBOL




## ■ ORDERING INFORMATION

Ordering Number		Package	Pin Assignment					Packing
Lead Free	Halogen Free		1	2	3	4	5	
UT14NP08L-TN4-R	UT14NP08G-TN4-R	TO-252-4	S1	G1	D	S2	G2	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

UT14NP08G-TN4-R	(1)Packing Type (2)Package Type (3)Green Package	(1) R: Tape Reel (2) TN4: TO-252-4 (3) G: Halogen Free and Lead Free, L: Lead Free
-----------------	--	--

### ■ MARKING



■ ABSOLUTE MAXIMUM RATINGS ( $T_C=25^\circ\text{C}$ , unless otherwise specified)

PARAMETER	SYMBOL	RATINGS		UNIT	
		N-CH	P-CH		
Drain-Source Voltage	$V_{DSS}$	80	80	V	
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	$\pm 20$	V	
Drain Current	Continuous $T_C=25^\circ\text{C}$	$I_D$	14	-14	A
	Pulsed	$I_{DM}$	20	-20	A
Avalanche Current	$I_{AS}$	7.6	-28.9	A	
Avalanche Energy, Single Pulse	$E_{AS}$	2.91	41.7	mJ	
Power Dissipation	$P_D$	32		W	
Junction Temperature	$T_J$	$+150$		$^\circ\text{C}$	
Range of Storage Temperature	$T_{STG}$	$-55 \sim +150$		$^\circ\text{C}$	

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.  
     Absolute maximum ratings are stress ratings only and functional device operation is not implied.  
     2. Repetitive Rating : Pulse width limited by maximum junction temperature.  
     3. N-Channel: L=0.1mH,  $V_{DD}=25\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$   
     P-Channel: L=0.1mH,  $V_{DD}=-50\text{V}$ ,  $R_G=25\Omega$ , Starting  $T_J=25^\circ\text{C}$

## ■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS		UNIT
Junction to Ambient	$\theta_{JA}$	110		$^\circ\text{C/W}$
Junction to Case	$\theta_{JC}$	3.9		$^\circ\text{C/W}$

Note: The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.

■ ELECTRICAL CHARACTERISTICS ( $T_J=25^\circ\text{C}$ , unless otherwise specified)

## N-CHANNEL

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=1\text{mA}$ , $V_{GS}=0\text{V}$	80			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=80\text{V}$ , $V_{GS}=0\text{V}$			1	$\mu\text{A}$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20\text{V}$ , $V_{DS}=0\text{V}$			$\pm 100$	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}$ , $I_D=250\mu\text{A}$	1.0		3.0	V
Static Drain-Source On-State Resistance (Pulsed)	$R_{DS(ON)}$	$V_{GS}=10\text{V}$ , $I_D=7.0\text{A}$			70	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$ , $I_D=7.0\text{A}$			75	$\text{m}\Omega$
<b>DYNAMIC PARAMETERS</b>						
Input Capacitance	$C_{ISS}$	$V_{GS}=0\text{V}$ , $V_{DS}=25\text{V}$ , $f=1.0\text{MHz}$		1050		pF
Output Capacitance	$C_{OSS}$			85		pF
Reverse Transfer Capacitance	$C_{RSS}$			61		pF
<b>SWITCHING PARAMETERS</b>						
Total Gate Charge (Pulsed)	$Q_G$	$V_{DD}=40\text{V}$ , $V_{GS}=10\text{V}$ , $I_D=14\text{A}$ $I_G=1\text{mA}$ (Note 1, 2)		27		nC
Gate to Source Charge (Pulsed)	$Q_{GS}$			3.6		nC
Gate to Drain Charge (Pulsed)	$Q_{GD}$			5.4		nC
Turn-ON Delay Time (Pulsed)	$t_{D(ON)}$	$V_{DD}=40\text{V}$ , $V_{GS}=10\text{V}$ , $I_D=14\text{A}$ , $R_G=6\Omega$ (Note 1, 2)		9.6		ns
Rise Time (Pulsed)	$t_R$			16		ns
Turn-OFF Delay Time (Pulsed)	$t_{D(OFF)}$			44		ns
Fall-Time (Pulsed)	$t_F$			18		ns
<b>SOURCE TO DRAIN DIODE SPECIFICATIONS</b>						
Maximum Body-Diode Continuous Current	$I_S$	$I_S=1.0\text{A}$ , $V_{GS}=0\text{V}$			14	A
Maximum Body-Diode Pulsed Current	$I_{SM}$				28	A
Diode Forward Voltage	$V_{SD}$	$I_S=1.0\text{A}$ , $V_{GS}=0\text{V}$			1	V

Notes: 1. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$ .

2. Essentially independent of operating temperature.

## ■ ELECTRICAL CHARACTERISTICS (Cont.)

## P-CHANNEL


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$I_D=-1mA, V_{GS}=0V$	-80			V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-80V, V_{GS}=0V$			-1	$\mu A$
Gate-Source Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$			$\pm 100$	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-2.0		-4.0	V
Static Drain-Source On-State Resistance (Pulsed)	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-7.0A$			190	$m\Omega$
<b>DYNAMIC PARAMETERS</b>						
Input Capacitance	$C_{ISS}$	$V_{GS}=0V, V_{DS}=-25V, f=1.0MHz$		1759		pF
Output Capacitance	$C_{OSS}$			85		pF
Reverse Transfer Capacitance	$C_{RSS}$			68		pF
<b>SWITCHING PARAMETERS</b>						
Total Gate Charge (Pulsed)	$Q_G$	$V_{DD}=-40V, V_{GS}=-10V, I_D=-14A$ $I_G=-1mA$ (Note 1, 2)		34		nC
Gate to Source Charge (Pulsed)	$Q_{GS}$			7		nC
Gate to Drain Charge (Pulsed)	$Q_{GD}$			6.6		nC
Turn-ON Delay Time (Pulsed)	$t_{D(ON)}$	$V_{DD}=-40V, V_{GS}=-10V, I_D=-14A,$ $R_G=25\Omega$ (Note 1, 2)		24		ns
Rise Time (Pulsed)	$t_R$			21.3		ns
Turn-OFF Delay Time (Pulsed)	$t_{D(OFF)}$			105		ns
Fall-Time (Pulsed)	$t_F$			51		ns
<b>SOURCE TO DRAIN DIODE SPECIFICATIONS</b>						
Maximum Body-Diode Continuous Current	$I_S$				-14	A
Maximum Body-Diode Pulsed Current	$I_{SM}$				-28	A
Diode Forward Voltage	$V_{SD}$	$I_S=-1.0A, V_{GS}=0V$			-1	V

Notes: 1. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ .


2. Essentially independent of operating temperature.

## ■ TEST CIRCUITS AND WAVEFORMS


## N-CHANNEL




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms




Unclamped Inductive Switching Test Circuit




Unclamped Inductive Switching Waveforms

## ■ TEST CIRCUITS AND WAVEFORMS


## P-CHANNEL




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms









Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms







■ TYPICAL CHARACTERISTICS

N-CHANNEL




## ■ TYPICAL CHARACTERISTICS (Cont.)

## N-CHANNEL







## ■ TYPICAL CHARACTERISTICS (Cont.)

## N-CHANNEL









## P-CHANNEL




## ■ TYPICAL CHARACTERISTICS (Cont.)

## P-CHANNEL



■ TYPICAL CHARACTERISTICS (Cont.)

P-CHANNEL



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.